



24/12/18

Sub - CTL

QP Code : 545602

(3 Hours)

[ Total Marks : 80

- N. B. :**
- (1) Question No. 1 is compulsory.
  - (2) Attempt any **three** questions from the remaining **five**.
  - (3) **Figures** to the **right** indicate **full marks**.
  - (4) Use Smith chart for transmission line problem.
  - (5) Assume suitable data if required.

(a) In the network shown in fig. (1), find the voltages  $V_1$  and  $V_2$ .




Fig (1)

(b) For the network shown in fig (2), determine the current  $i(t)$  when the switch is closed at  $t = 0$  with zero initial conditions.




Fig (2)

(c) Find the lattice equivalent of symmetric  $\pi$ -network shown in figure (3).





QP Code : 545602

(d) Define the following parameters of transmission line. 5

- (i) Input impedance
- (ii) Characteristics impedance
- (iii) VSWR
- (iv) Reflection coefficient
- (v) Transmission coefficient

2. (a) In the network shown in fig. (4) the switch closes at  $t = 0$ . The capacitor has no initial charge. Find  $V_c(t)$  and  $i_c(t)$ .




Fig (4)

(b) Determine the transmission parameters of the network shown in fig (5) using the concept of inter connection of two port network. 10




Fig. (5)

[ TURN OVER



3. (a) For the network shown in fig (6), calculate the maximum power that may be dissipated in the load resistor  $R_L$ . 10



- (b) A load impedance  $Z_L = (30 + j60)\Omega$  is connected to a  $50\Omega$  transmission line of 2 cm length and operated at 2 GHz. Using Smith Chart, find the input impedance of transmission line under the assumption that phase velocity is 50% of speed of light. 10

4. (a) An impedance is given by- 10

$$Z(s) = \frac{8(s^2 + 1)(s^2 + 3)}{s(s^2 + 2)(s^2 + 4)}$$

Realise the network in Foster-I and Cauer-I form

- (b) In the coupled circuit of figure (7), find the input impedance as well as the net inductance. 10





Fig (7)

[ TURN OVER

5. (a) Find the open circuit impedance parameters of the circuit shown in fig. (8). Also find the Y parameters. 10



- (b) (i) State properties of LC driving point impedance functions. 5  
 (ii) Test whether the polynomial is Hurwitz 5  
 $P(s) = s^7 + 2s^6 + 2s^5 + s^4 + 4s^3 + 8s^2 + 8s + 1$

6. (a) A co-axial line has the following parameters 10

$$R = 6 \Omega/\text{m}$$

$$L = 5.2 \times 10^{-8} \text{ H/m}$$

$$G = 6 \times 10^{-3} \text{ mho/m}$$

$$C = 2.136 \times 10^{-10} \text{ F/m}$$

$$f = 1 \text{ GHz}$$


$$Z_L = (100 + j 100) \Omega$$

Compute the following parameter using formulae

- Characteristic impedance
- Propagation constant
- Reflection coefficient at the load
- Transmission coefficient at the load

[ TURN OVER

- (b) In the network shown in fig (9), the switch is closed at  $t = 0$ . Find the current  $i_1(t)$  and  $i_2(t)$  when initial current through the inductor is zero and initial voltage is 4 volt. 10



SE SEM - III EXTC (CSEGS)

EL&M / EXTC / III / CBSGS

16-12-2016



Sub :- EI & M

Q.P. Code : 545500

(3 Hours)

[ Total Marks : 80

- N.B. : (1) Attempt **four** questions, question no **1** is **compulsory**.  
(2) Assume suitable data where ever required.  
(3) Answers to the questions should be grouped together.  
(4) Figure to the **right** of question indicates **full** marks.

1. Attempt any **four** :

- (a) Significance of three and half digit display
  - (b) Define accuracy, precision and sensitivity with suitable example
  - (c) Explain working of strain gauge and its application in load measurement
  - (d) List various sensors for pressure and temperature along with their ranges
  - (e) A galvanometer, with a 1 mA full scale deflection and an internal resistance of  $500\Omega$ , is to be used as voltmeter, find series resistance for 1v and 10 v ranges. 20
- 
2. (a) Draw and explain working of capacitive transducer for level measurement. 10  
(b) Draw neat block diagram of CRO and explain its functioning, comment on role of sweep in CRO. 10
- 
3. (a) Draw and explain R-2R ladder network DAC for 3 bits input taking suitable example. 10  
(b) Explain Kelvin's double bridge and its application in very low resistance measurement. 10
- 
4. (a) Explain SAR OR Flash type ADC with the help of block diagram and comment on its speed. 10  
(b) Explain LVDT and define its application in displacement measurement. 10
- 
5. (a) Explain Hetrodyne type waves analyser and its applications. 10  
(b) Discuss DSO with the help of block diagram along with various modes of operation. Also explain its applications. 10
- 
6. (a) Draw and discuss Hey Bridge and its application for measurement of inductance. 10  
(b) Define power and energy and explain working of an energy meter. 10



(3 Hours)

[ Total Marks : 80

- N.B. :** (1) Question No. 1 is compulsory.  
 (2) Attempt any 3 questions from Q.2 to Q.6.  
 (3) Figures to the right in the bracket indicate full marks.  
 (4) Assume suitable data if necessary.

- |    |    |                                                                                                                                                   |    |
|----|----|---------------------------------------------------------------------------------------------------------------------------------------------------|----|
| 1. | a) | State basic theorems of Boolean algebra.                                                                                                          | 5  |
|    | b) | Compare Mealy and Moore machine                                                                                                                   | 5  |
|    | c) | Define Noise Margin, Propagation delay, Power Dissipation                                                                                         | 5  |
|    | d) | Design a full adder using half adders and logic Gates                                                                                             | 5  |
| 2. | a) | Prove that NAND and NOR Gates are universal Gates                                                                                                 | 10 |
|    | b) | Design a 2-bit comparator and implement using logic Gates                                                                                         | 10 |
| 3. | a) | Design a 4 bit Binary to Grey code converter.                                                                                                     | 10 |
|    | b) | Implement the given function using single 4:1 Multiplexer and few logic gates: $F(A, B, C, D) = \Sigma m(0, 1, 2, 4, 5, 6, 8, 9, 10, 12, 13, 15)$ | 10 |
| 4. | a) | What is a universal shift register? Explain its various modes of operation                                                                        | 10 |
|    | b) | Write a VHDL program to design a 3:8 Decoder.                                                                                                     | 10 |
| 5. | a) | Minimize the following expression using Quine McClusky Technique<br>$F(A, B, C, D) = \Sigma m(0, 1, 2, 3, 5, 7, 9, 11)$                           | 10 |
|    | b) | Convert JK FF to T FF and JK FF to D FF                                                                                                           | 10 |
| 6. | a) | Explain the working of 3-bit asynchronous counter with proper timing diagram.                                                                     | 10 |
|    | b) | Write a note on CPLDs.                                                                                                                            | 10 |

8E SEM - III EXTC (Old) NOV - Dec - 2016  
DLD / EXTC / III / OLP (Old)

09-12-16

Sub - DLD



QP Code : 544401

( 3 Hours)

[ Total Marks : 100

- N.B. : (1) Question No. 1 is compulsory.  
(2) Solve any four questions out of remaining six.  
(3) Each question carries 20 Marks. Equal marks for the subquestions.  
(4) Assume suitable data if required.

1. (a) Explain Minterm and Maxterm  
(b) Explain set, Reset, Preset and clear related to Flip-flops.  
(c) Explain various characteristics of logic families.  
(d) Explain various Binary codes with examples.
2. (a) State and Prove DeMorgan's theorems.  
(b) Design Full Adder using Logic gates.
3. (a) Minimize the following logical function using K-map.  
 $f(A,B,C,D) = \pi M(4,5,6,7,8,12) \cdot d(1,2,3,9,10,14)$   
(b) Design 3 bit binary up Ripple counter using MS-JK Flip Flops and explain its working with output waveforms.
4. (a) Explain TTL Logic family.  
(b) Minimize the following logical function using Quine-McCluskey method.  
 $f(A,B,C,D) = \sum_m(0,1,3,7,8,9,11,15)$
5. (a) (i) Design  $Y = A + BC$  using NAND gates only.  
(ii) Convert D-Flip-flop into T-FlipFlop.  
(b) Design 3-bit Binary code to Gray code converter using a Decoder with few gates.
6. (a) Design 16:1 Multiplexer using all 4:1 Multiplexers.  
(b) With neat sketch draw and explain the working of 3-bit SISO Register with output waveforms.
7. Write short notes on any four of the following :-
  - (i) CMOS Logic family
  - (ii) FPGA
  - (iii) Number systems
  - (iv) Asynchronous counter
  - (v) PAL and PLA



EXTC

Ann-D / Exrc / D1 / CGS

02-12-16



Q. P. Code : 547400

DURATION: 3 HRS.

MAX. MARKS:80



- 1) Question No. 1 is compulsory.
- 2) Attempt any **THREE** of the remaining.
- 3) Figures to the right indicate full marks.

Q 1.A) Determine the constants a, b, c, d, e if

$f(z) = (ax^d + bx^2y^2 + cy^4 + dx^2 - 2y^2) + i(4x^3y - cxy^3 + 4xy)$  is analytic. (5)

B) Find half range Fourier sine series for  $f(x) = x^2, 0 < x < 3$ . (5)

C) Find the directional derivative of  $\phi(x, y, z) = xy^2 + yz^3$  at the point  $(2, -1, 1)$  in the direction of the vector  $i + 2j + 2k$ . (5)

D) Evaluate  $\int_0^{\infty} e^{-2t} t^5 \cosh t \, dt$ . (5)

Q.2) A) Prove that  $J_{\frac{3}{2}}(x) = \sqrt{\frac{2}{\pi x}} \left( \frac{\sin x}{x} - \cos x \right)$  (6)

B) If  $f(z) = u + iv$  is analytic and  $u - v = e^x (\cos y - \sin y)$ , find  $f(z)$  in terms of  $z$ . (6)

C) Obtain Fourier series for  $f(x) = \begin{cases} x + \frac{\pi}{2} & -\pi < x < 0 \\ \frac{\pi}{2} - x & 0 < x < \pi \end{cases}$

Hence deduce that  $\frac{\pi^2}{8} = \frac{1}{1^2} + \frac{1}{3^2} + \frac{1}{5^2} + \dots$  (8)

Q.3) A) Show that  $\vec{F} = (2xy + z^3)i + x^2j + 3xz^2k$ , is a conservative field. Find its scalar potential and also find the work done by the force  $\vec{F}$  in moving a particle from  $(1, -2, 3)$  to  $(3, 1, 4)$ . (6)

B) Show that the set of functions  $\{\sin(2n + 1)x\}, n = 0, 1, 2, \dots$  is orthogonal over  $[0, \frac{\pi}{2}]$ . Hence construct orthonormal set of functions. (6)

[TURN OVER]



C) Find (i)  $L^{-1}\{\cot^{-1}(s + 1)\}$

(ii)  $L^{-1}\left(\frac{e^{-2s}}{s^2+8s+25}\right)$

(8)

Q.4) A) Prove that  $\int J_3(x) dx = -\frac{2J_1(x)}{x} - J_2(x)$

B) Find inverse Laplace of  $\frac{s}{(s^2+a^2)(s^2+b^2)}$  ( $a \neq b$ ) using Convolution theorem (6)

C) Expand  $f(x) = x \sin x$  in the interval  $0 \leq x \leq 2\pi$  as a Fourier series.

Hence, deduce that  $\sum_{n=2}^{\infty} \frac{1}{n^2-1} = \frac{3}{4}$

(8)

Q.5) A) Using Gauss Divergence theorem evaluate  $\iint_S \vec{N} \cdot \vec{F} dS$  where  $\vec{F} = x^2\mathbf{i} + z\mathbf{j} + yz\mathbf{k}$  and  $S$  is the cube bounded by  $x = 0, x = 1, y = 0, y = 1, z = 0, z = 1$  (6)

B) Prove that  $J_2'(x) = \left(1 - \frac{4}{x^2}\right)J_1(x) + \frac{2}{x}J_0(x)$  (6)

C) Solve  $(D^2+3D+2)y = 2(t^2 + t + 1)$ , with  $y(0)=2$  and  $y'(0)=0$  by using Laplace transform (8)

Q.6) A) Evaluate by Green's theorem  $\int_C (e^{-x} \sin y dx + e^{-x} \cos y dy)$  where  $C$  is the the rectangle whose vertices are  $(0,0), (\pi, 0), (\pi, \pi/2)$  and  $(0, \pi/2)$  (6)

B) Show that under the transformation  $w = \frac{z-i}{z+i}$ , real axis in the  $z$ -plane is mapped onto the circle  $|w| = 1$  (6)

C) Find Fourier Sine integral representation for  $f(x) = \frac{e^{-ax}}{x}$  (8)

EXTC

Q.P. Code : 544300

(3 Hours)

[Total Marks : 100



- N.B. : (1) Question No.1 and No.2 are compulsory.  
 (2) Answer any three questions from remaining questions.  
 (3) Figures to the right indicate full marks.  
 (4) Assume suitable data if required.

1. Design single stage RC coupled CE amplifier for following specifications. 20  
 $A_v \geq 160$ ,  $V_{CEQ} = 6.5V$ ,  $I_{CQ} = 2.5mA$ ,  $F_L = 20$  Hz. Use  $V_{CC} = 15V$ . Determine voltage gain, input impedance, output impedance.
2. Design single stage CS amplifier employing JFET type BFW11 for the 20  
 following specifications :  $A_v \geq 15$ ,  $I_{DQ} = \frac{I_{DSS}}{5} mA$ ,  $V_{CC} = 21V$  and  $F_L = 20Hz$ .  
 Determine voltage gain, input impedance, output impedance.
3. (a) Design fixed bias circuit with emitter resistance for  $I_{CQ} = 1.2mA$ , 10  
 $V_{CE} = 5V$ ,  $V_E = 1.5V$  and  $\beta = 60$ . Assume  $V_{CC} = 9V$ . Also derive the expression for stability factor for the above bias circuit.  
 (b) Draw small signal hybrid parameter equivalent circuit for CB amplifier and define the same. What are the advantages of  $h$ -parameters? 10
4. (a) For the amplifier shown in figure.1 analyze and determine : 10  
 (i)  $I_{CQ}$ ,  $V_{CEQ}$ ,  $V_C$ ,  $V_E$   
 (ii) Small-signal voltage gain  
 (iii) Input and output impedance  
 The circuit parameters are :  
 $R_1 = 56k\Omega$ ,  $R_2 = 12.2k\Omega$ ,  $R_E = 0.4k\Omega$ ,  $R_C = 2k\Omega$ ,  $R_L = 10k\Omega$ ,  $R_S = 0.5k$ ,  
 $V_{CC} = 10V$  and BJT parameters are  $\beta = 100$ ,  $V_{BE} = 0.7V$ .




Fig. 1

TURN OVER



Q.P. Code : 544300

2

- (b) Draw circuit diagram of JFET small signal Common Source amplifier (with any biasing) and derive the expression for, small signal mid-band voltage gain, input impedance and output impedance. 10
5. (a) Explain the biasing techniques for D-MOSFET and E-MOSFET. 10  
(b) Design voltage divider biasing JFET for the following parameters: 10  
 $I_{DSS} = 4\text{mA}$ ,  $V_p = -2\text{V}$ .  
The circuit parameters :  
 $R_D = 1\text{k}\Omega$ ,  $R_1 = 12\text{M}\Omega$ ,  $I_{DQ} = 3.4\text{mA}$ , and  $V_{DS} = 10.5\text{V}$ ,  $V_{DD} = 21\text{V}$ .
6. (a) What is bleeder resistance? 10  
Design L section LC filter with full wave rectifier to meet following specifications : The DC output voltage  $V_{DC} = 200\text{V}$ , deliver  $I_L = 50\text{mA} \pm 20\text{mA}$  to the resistive load, and required ripple factor is 0.04.
- (b) Design a simple Zener voltage regulator to meet the following specifications: 10  
Output voltage  $V_o = 6.2\text{V}$ , Load current  $I_{Lmax} = 50\text{mA}$ ,  $I_{Lmin} = 0.1\text{mA}$ ,  
 $I_{zmax} = 90\text{mA}$ ,  $I_{zmin} = 5\text{mA}$ ,  $P_z = 420\text{mW}$  and Input voltage  $V_i = 20\text{V}$  to  $30\text{V}$ .
7. Write short notes on following (any two) : 20  
(a) Construction and Characteristics of SCR  
(b) Diode compensation for  $I_{CO}$  techniques  
(c) Construction and Characteristics of E-MOSFET

TURN OVER



MU/D16445SCO445 12/2/2016 1:53:16

Transistor type	P <sub>max</sub> (mW) @ 25°C	V <sub>CE(sat)</sub> (V) d.c.	V <sub>CE</sub> (V) d.c.	V <sub>CE(sat)</sub> (V) d.c.	V <sub>CE</sub> (V) d.c.	V <sub>CE</sub> (V) d.c.	V <sub>CE</sub> (V) d.c.	V <sub>CE</sub> (V) d.c.	D.C. current gain		I <sub>B</sub> (mA) max.	I <sub>C</sub> (mA) max.	V <sub>CE</sub> (V) max.	θ <sub>JA</sub> (°C/W)	Direct above 25°C W/C
									min.	typ.					
2N 3055	115-5	1.1	100	60	70	90	7	200	20	50	15	120	1.8	1-5	0-7
ECV 055	50-0	1.0	60	50	55	60	5	200	25	50	100	25	125	1-5	0-4
ECV 149	30-0	4-0	10	40	—	—	8	150	30	50	110	33	60	1-2	0-3
ECV 100	5-0	0-7	0-6	70	60	65	6	200	50	90	280	50	280	0-9	0-00
BC147A	0-25	0-1	0-25	50	45	50	6	115	115	180	220	125	270	280	—
2N 525(PNP)	0-25	0-5	0-25	85	80	—	—	100	35	—	65	—	45	—	—
BC147B	0-25	0-1	0-25	50	45	50	6	115	200	250	450	240	330	500	0-9

BJT-JFET MUTUAL CHARACTERISTICS

-V <sub>GS</sub> (Volts)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)
0-0	0-2	0-4	0-6	0-8	1-0	1-2	1-4	1-6	1-8	2-0	2-4	2-8	3-2	3-6	4-0
1-0	0-2	0-4	0-6	0-8	1-0	1-2	1-4	1-6	1-8	2-0	2-4	2-8	3-2	3-6	4-0
2-0	0-2	0-4	0-6	0-8	1-0	1-2	1-4	1-6	1-8	2-0	2-4	2-8	3-2	3-6	4-0
3-0	0-2	0-4	0-6	0-8	1-0	1-2	1-4	1-6	1-8	2-0	2-4	2-8	3-2	3-6	4-0
4-0	0-2	0-4	0-6	0-8	1-0	1-2	1-4	1-6	1-8	2-0	2-4	2-8	3-2	3-6	4-0

Transistor type	h <sub>ie</sub>	h <sub>re</sub>	h <sub>fe</sub>	h <sub>oe</sub>
BC 147A	2-7 K Ω	10 μ Ω	10 x 10 <sup>-4</sup>	0-4°C/mW
2N 525 (PNP)	1-4 K Ω	20 μ Ω	32 x 10 <sup>-4</sup>	—
BC 147B	4-5 K Ω	30 μ Ω	2 x 10 <sup>-4</sup>	0-4°C/mW
ECV 100	500 Ω	—	—	—
ECV 149	250 Ω	—	—	—
ECV 055	100 Ω	—	—	—
2N 3055	25 Ω	—	—	—

N-Channel JFET

Type	V <sub>GS</sub> max. (Volts)	V <sub>DS</sub> max. (Volts)	I <sub>D</sub> max. (mA)	P <sub>D</sub> max. (mW) @ 25°C	f <sub>max</sub> (MHz)	C <sub>iss</sub> (pF)	-V <sub>GS</sub> (Volts)	r <sub>s</sub> (Ω)	Direct above 25°C		
2N5822	50	50	30	300 mW	175°C	2 mA	3000 μ F	6	50 KΩ	1 mW/C	0-59°C/mW
BFV 11 (n-channel)	30	30	30	300 mW	200°C	7 mA	5000 μ F	40-55	50 KΩ	—	0-59°C/mW

5 SCO445 12/2/2016 1:53:16

SE SEM-III / EXTC / AE-I / CBS

25/11/16

NOV - DEC - 2016

EXTC SE SEM-III CBS

QP Code : 545201

Sub - AE - I


(3 Hours)

[ Total Marks : 80


- N.B. : (1) Question No. 1 is compulsory.  
(2) Attempt any three questions out of remaining five questions.  
(3) Assume suitable data if required and mention the same in answer sheet.

1. Attempt any five questions

- (a) For the circuit given below, the transistor parameters are  $V_p = -3.5V$ ,  $I_{DSS} = 18mA$  and  $\lambda = 0$ . Calculate  $V_{GS}$  and  $V_{DS}$ .




- (b) The small-signal parameters of the NMOS transistor in the source follower circuit shown in fig. below are  $g_m = 5 mA/V$  and  $r_o = 100 k\Omega$ . Determine the voltage gain and output resistance.




[TURN OVER]



- (c) Design a diode clamper to generate a steady-State output voltage  $V_o$  from the input voltage  $V_i$  in fig. Shown below if diode is Ideal.



- (d) For the circuit shown, determine  $R_E$  such that the collector current is limited to  $I_C = 1mA$ , Also find  $I_B$  (Given  $\alpha = 0.992$ )




- (e) Describe the channel length modulation effect and define the parameters.  
(f) Draw a neat circuit diagram of emitter follower configuration and its hybrid  $\pi$  model.

[TURN OVER]

- 2 (a) Determine the following for the network given below
- Q- Point
  - $A_v, A_i, Z_i, Z_o$ .

10




- (b) Explain the working of Wein Bridge Oscillator. Derive the expression for frequency of oscillation and condition of oscillation.

10

- 3 (a) Draw output waveform for clipper and clamper circuits shown.

10





[TURN OVER]






(ii)




(b) Explain construction and characteristics of n-channel Depletion MOSFET. Draw transfer characteristics and drain characteristics. 10

4 (a) Find  $I_{CQ}$  and  $V_{CEQ}$  for the circuit shown in figure if  $\beta = 100$  10




[TURN OVER]

- (b) For the circuit in fig. let  $\beta = 100$ ,  $V_A = 100V$ ,  $V_{BE(on)} = 0.7V$ . Determine 10
- Small signal voltage gain
  - Input resistance seen by the signal source
  - output resistance



5. (a) For the amplifier circuit shown below 10
- Determine the values of  $K_n$  such that  $V_{SDQ} = 6V$
  - Determine the resulting value of  $I_{DQ}$  and small signal voltage gain.



$V_{TP} = -2V, \lambda = 0$

[TURN OVER]

(b) Draw circuit diagram of common source amplifier with voltage divider bias with unbypassed source resistance 'Rs' using n-channel EMOSFET. Derive expression for voltage gain, input resistance and output resistance.

6. Write short note on any four :-

- (i) Energy band diagram of MOS capacitor
- (ii) Construction and operation of Schottky diode
- (iii) Crystal Oscillator
- (iv) Hybrid parameters
- (v) Stability factor of biasing circuit.



SCO445 11/25/2016 1:51:04 PM MUPD16445 SCO445 11/25/2016 1:51:04 PM MUPD16445 SCO445 11/25/2016 1:51:04 PM